Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019


3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

Global networks for M2M eBook

M2M has a relatively short history, having been around since 2000 when it became apparent that...

How 3D printable electronics can cut your costs

3D printing is opening the door to new levels of efficiency and innovation in prototypes,...

Factorised Power Architecture — achieving high density and efficiency in board-mounted power

Solving today's high-current and high-density point-of-load (PoL) problems requires a...


  • All content Copyright © 2024 Westwick-Farrow Pty Ltd