Debug Port Implementation
Motorola demonstrated a scaleable IEEE-ISTO Nexus 5001 debug port on the M-CORE M3XX core at the Society of Automotive Engineers (SAE) 2000 World Congress meeting.
Motorola intends to provide a full Class 3 compliant debug block for the M-CORE M340-based silicon and expects this to be implemented in future products based on this core in 2001. This debug block will also be integrated into all future M-CORE cores.
Related News
Global semiconductor revenue reached $600 billion in 2022
Gartner, Inc. has revealed that worldwide semiconductor revenue grew by 1.1% in 2022 to total...
Tech Mahindra, IQM Quantum Computers partner for quantum computing research
Tech Mahindra and IQM Quantum Computers have partnered to co-create quantum computing offerings...
NIST to phase out SHA-1 cryptographic algorithm by 2030
The U.S. National Institute of Standards and Technology has announced that it is retiring SHA-1,...
