Ferroelectric memory with ultralow power and high speed


Monday, 08 February, 2021

Ferroelectric memory with ultralow power and high speed

Researchers from Pohang University of Science and Technology (POSTECH) have demonstrated a ferroelectric memory that surpasses the performance of a conventional flash memory in terms of operation speed, power consumption and device reliability. Their research was supported by Samsung Electronics and published in the journal Science Advances.

As we enter the era of superintelligence and hyper-connected Fourth Industrial Revolution, the importance of high-density and high-performance memory is greater than ever. Currently, the most widely used NAND flash memory has issues of high power consumption, slow operation speed and vulnerability to repetitive use, since it relies on the charge trap effect to store information.

A POSTECH research team, led by Professor Jang-Sik Lee and PhD candidates Min-Kyu Kim and Ik-Jyae Kim, has now demonstrated how to fabricate a ferroelectric memory by applying hafnia-based ferroelectrics and oxide semiconductors. This approach yields memory performance that could be achieved neither by the conventional flash memory nor by the previous perovskite ferroelectric memories. Device simulations have confirmed that this strategy can realise ultrahigh-density 3D memory integration.

The ferroelectric memory has gained attention so far for its potential to operate at higher speed with lower power consumption compared to the conventional flash memory. But its commercialisation has been deterred due to the high processing temperature, difficulty in scaling and non-compatibility with the conventional semiconductor processes. The research team tackled these issues by using the hafnia-based ferroelectrics and oxide semiconductors.

The new material and structure ensure low power consumption and high speed; achieve high stability by using oxide semiconductors as channel material to lower the process temperature; and suppress the formation of the unwanted interfacial layer. As a result, the researchers confirmed that the fabricated device can operate at a voltage four times lower than that of the conventional flash memory, at a speed several hundred times faster, and remain stable even when repeatedly used more than 100 million times. In particular, a ferroelectric material and an oxide semiconductor were stacked by atomic layer deposition to secure a processing technology suitable for manufacturing 3D devices.

“We have developed the core technology to realise the next generation of highly integrated and high-performance memory that overcomes the limitations of the conventional 3D NAND flash memory,” Prof Lee said. “This technology is not only applicable to next-generation memory devices, but also to ultralow-power and ultrafast highly integrated universal memory and in-memory computing that are vital to industries like AI and self-driving cars in the future.”

Image credit: ©stock.adobe.com/au/Lee

Please follow us and share on Twitter and Facebook. You can also subscribe for FREE to our weekly newsletter and bimonthly magazine.

Related News

STMicroelectronics breaks 20 nm barrier for next-gen microcontrollers

STMicroelectronics has launched an advanced process based on 18 nm Fully Depleted Silicon On...

Chip opens door to AI computing at light speed

A team of engineers have developed a silicon-photonics chip that uses light waves, rather than...

Insights into the behaviour of excitons in 2D semiconductors

A recent study has shed light on the behaviour of excitons in two-dimensional semiconductors.


  • All content Copyright © 2024 Westwick-Farrow Pty Ltd