Imagination Technologies MIPS I-class I6400 CPU range
Imagination Technologies has announced the MIPS I-class I6400 CPU range, claimed to be the first IP cores to combine a 64-bit architecture and hardware virtualisation with scalable performance through multithreading, multicore and multicluster coherent processing. The cores are suitable for applications including embedded, mobile, digital consumer, advanced communications, networking and storage.
The product can be implemented across a range of performance, power and area operating points and achieves high frequencies in aggressive implementations. Hardware multithreading technology supports up to four hardware threads per core, leading to higher CPU efficiency.
Hardware virtualisation technology provides increased security, enabling a unified security and virtualisation strategy throughout the system and across the SoC. The core is optimised to support multiple independent security contexts and execution domains.
The product features power management capabilities, including the ability to provide a dedicated clock and voltage level to each core in a heterogeneous cluster while maintaining coherency across CPUs. The hardware floating point unit (FPU) supports both single- and double-precision capabilities relevant to general computing as well as improved control systems processing.
The device features 128-bit SIMD support, delivering high performance and throughput for tasks that exploit the efficiencies of SIMD execution in data-parallel applications. The SIMD supports integer (8, 16, 32 and 64-bit) and floating point (32, 64-bit) data types.
Acromag XVME-6800 single board computer
The new XVME-6800 single board computer combines Intel Xeon W processing, high-speed connectivity...
Acromag QMC470 TTL Digital I/O Module
The QMC470 TTL Digital I/O Module provides high-density digital interfacing for embedded...
Metromatics WOLF 3U VPX GPU embedded computing module
The WOLF 3U VPX GPU high-performance embedded computing module is designed to deliver accelerated...

