Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019


3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

Power system design survey — the results are in!

This online research project surveyed engineers in power design around the world in order to...

Thermal management — the key to extending device lifetime

Electronic components often generate significant amounts of heat while in use. Failure to...

Fast startup solutions for sensorless motors

Learn how to solve various problems that tend to occur with sensorless motors, making it possible...


  • All content Copyright © 2026 Westwick-Farrow Pty Ltd