Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019


3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

Your complete guide to building a test system

Ensure that you have the fundamentals to build a smarter test system that can address your needs...

SiC in power electronics

The total market of SiC power devices is predicted to rise to more than US$1 billion by...

Active filters control EMI — save PCB space and enhance airflow

Learn about how active EMI filters, in contrast to...


  • All content Copyright © 2024 Westwick-Farrow Pty Ltd