Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019


3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

Valuable insights on obsolescence from the aerospace and defence industry

Discover insights identified to meet the obsolescence challenges you face today. Examine...

How to cut your wireless and EMI/EMC compliance costs

Failing verification or qualification of wireless technologies within a new...

Industrial Bus and Network Standards

With the migration of ethernet TCP/IP to IPv6, ethernet appears to be poised to become the...


  • All content Copyright © 2020 Westwick-Farrow Pty Ltd