Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019

3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

How to design modular DC-DC systems — filter design

This white paper addresses a critical PDN issue:...

Your guide to high performance power module packaging

Examine the key attributes of power module packaging. Learn how to deliver your...

Smart metering for electronic design engineers

After years of being relatively static, the climate is now ripe for innovation in the area of...

Content from other channels on our network

Perth man convicted of further electrical offences

Govt gets behind offshore wind research

UGL secures extension to manage critical Qld power assets

Are we ready for space-based solar power?

Are we dangerously dependent on submarine cables?

WA research to boost craft brewing sustainability

Veolia unveils AI‍-‍powered robot arm to boost recycling rates

The Arnott's Group marks 160 years

NSW Government committee to advise on critical minerals strategy

Researchers develop robot skin with both touch and vision

Australia's tech spending revolution is coming — and we can thank the trade war

Phishing attacks on Australian workers growing more successful

Should AI actually be the biggest IT sustainability concern?

ISACA launches AI-centric certification for security professionals

Four-fifths of businesses lack the infrastructure to support AI: report

All content Copyright © 2025 Westwick-Farrow Pty Ltd