Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019

3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

Advanced 3-level topologies for solar applications

Learn about 3-Level topologies, future trends in the solar sector and requirements.

How to cut your wireless and EMI/EMC compliance costs

Failing verification or qualification of wireless technologies within a new...

[White paper] COM-HPC Mini — a game changer in the electronics space

Learn how the COM-HPD mini module is set to...

Content from other channels on our network

AI won’t restart your plant: Why practical skills matter more than ever

POSCO Holdings steps up HILT CRC partnership

Melbourne company gets funding for new battery manufacturing model

Hazer and KBR complete commercial-scale hydrogen plant design

Calibration explained: principles, processes and modern reporting

Motorola TETRA network to support $20bn automated port

Wireless Broadband Alliance issues new Wi-Fi security guidelines

AI is hitting a frontline reality check in Australia: report

TCCA releases white paper on cybersecurity in critical comms

Comms Connect NZ to feature a ministerial welcome

NSW Govt to boost EV workforce

Essential Energy opens applications for 2027 Graduate Program

Why electromechanical systems matter in Australia's energy transition

Renovator fined for unlicensed electrical work

Taking energy training to the regions

All content Copyright © 2026 Westwick-Farrow Pty Ltd