Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019


3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

The SiC revolution — reliable, efficient and cost-effective

Discover how to deliver the high efficiency and...

Advanced bidirectional DC-DC converter maximises your power

Learn how to reach a higher power level and solve your voltage spike issues.

Factorised Power Architecture — achieving high density and efficiency in board-mounted power

Solving today's high-current and high-density point-of-load (PoL) problems requires a...


  • All content Copyright © 2026 Westwick-Farrow Pty Ltd