Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019


3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

Sustainability for manufacturers: driving profitability and growth

This white paper encourages manufacturers to integrate sustainability into their corporate...

A breakthrough in AC front end power factor correction

Power Factor Corrected AC rectification has been addressed in a variety of ways over the...

Test engineering insights from aerospace and defence

You are evaluated on your ability to manage cost and risk, whether you’re working on your next...


  • All content Copyright © 2019 Westwick-Farrow Pty Ltd