Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019


3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

New technology revolutionises satellite and airborne imagery

This case study examines a suite that produces cost-effective imagery at a scale and...

Build high-performance power systems quickly and easily

A new line of AC-DC front-end components allows the Power Component Design Methodology to be...

A breakthrough in AC front end power factor correction

Power Factor Corrected AC rectification has been addressed in a variety of ways over the...


  • All content Copyright © 2020 Westwick-Farrow Pty Ltd