Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019

3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

Key design tips for high-performance environmental monitoring

Equipment and sensors built for environmental monitoring contend with a myriad of...

Why touch technology won’t eliminate physical controls

What types of industrial human machine interface (HMI) designs and functionalities do...

A design engineer’s guide to LED protection

The LED market is one of the fastest-growing sectors in the electronics industry. Due to the...

Content from other channels on our network

Making Australian data centres more sustainable

Exploring grid security in a high-renewables era

$39.5m boost for electrical training in Qld

Delivering switchboards for a major healthcare precinct

Hallett battery project launched in SA

AusAlert testing to occur in June and July

Telstra, Ericsson and Qualcomm claim 5G uplink speed record

Belgian telco goes live with SaaS-based commercial 5G service

WBA publishes guidance on AI and ML for intelligent Wi-Fi

VIAVI launches caesium-less primary reference time clock

Critical alert: exploitation of Cisco SD-WAN appliances

Private AI: from sovereignty obligation to business advantage

Tenable warns of supply chain attack on npm Registry

ROI doubts and data gaps erode Australian tech leaders' decision confidence

ASD launches malware analysis tool on GitHub

All content Copyright © 2026 Westwick-Farrow Pty Ltd