Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019


3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

Smart metering for electronic design engineers

After years of being relatively static, the climate is now ripe for innovation in the area of...

A guide book for designers of flexible circuits

Flex and rigid-flex PCBs have a wide range of applications - from military weaponry and...

How 3D printable electronics can cut your costs

3D printing is opening the door to new levels of efficiency and innovation in prototypes,...


  • All content Copyright © 2020 Westwick-Farrow Pty Ltd