Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019


3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

New technology revolutionises satellite and airborne imagery

This case study examines a suite that produces cost-effective imagery at a scale and...

Power system design survey — the results are in!

This online research project surveyed engineers in power design around the world in order to...

[White paper] COM-HPC Mini — a game changer in the electronics space

Learn how the COM-HPD mini module is set to...


  • All content Copyright © 2026 Westwick-Farrow Pty Ltd