Semiconductor protection tips for 3-level topologies
Supplied by Semikron Pty Ltd on Monday, 21 October, 2019
3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.
This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.
This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.
Related White Papers
Hard switching solution for moderate to high switching environments
New compact solutions for device packaging, silicon integration and MOSFET technology work...
Your complete guide to building a test system
Ensure that you have the fundamentals to build a smarter test system that can address your needs...
Test engineering insights from aerospace and defence
You are evaluated on your ability to manage cost and risk, whether you’re working on your next...
