Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019


3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

How to maximise your power delivery system and minimise costs

Learn how to achieve a well-regulated system with improved efficiency and performance.

New generation LCD resizing technology

Large-sized LCD displays have limitations – poor aspect ratio, high power consumption...

Valuable insights for advanced PDN design

Examine a power module vs discrete comparison...


  • All content Copyright © 2025 Westwick-Farrow Pty Ltd