Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019


3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

Your essential guide to thermal paste application

This extensive paper describes the application of thermal paste (grease) as a thermal interface...

How to build a smarter ultra-wide DC-DC converter

Learn how to design an ultra-wide DC-DC converter using multiple parts and maximise your...

How to cut your wireless and EMI/EMC compliance costs

Failing verification or qualification of wireless technologies within a new...


  • All content Copyright © 2025 Westwick-Farrow Pty Ltd