Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019


3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

[White paper] COM-HPC Mini — a game changer in the electronics space

Learn how the COM-HPD mini module is set to...

Your essential guide to thermal paste application

This extensive paper describes the application of thermal paste (grease) as a thermal interface...

How to fast-track the development of your electronic products

This white paper describes how the TestOps development culture can speed the overall...


  • All content Copyright © 2026 Westwick-Farrow Pty Ltd