Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019


3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

How power averaging cuts your power system costs

Specifying your power system to meet its peak requirement of a pulsed load is expensive,...

Valuable insights for advanced PDN design

Examine a power module vs discrete comparison...

How 3D printing will change automotive design

As humans, we love things to be personalised. We go to great lengths to show off our sense...


  • All content Copyright © 2026 Westwick-Farrow Pty Ltd