Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019

3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

It’s a mad, mad, mad, mad 48V world

Next-gen 48V-to-12V DC-DC converters redefine...

Advanced cooling for small form factor electronics

As processors become more powerful, system power consumption increases along with the...

The radical advances in robotic movement

Robotics is a basically a simple feedback loop — instructions sent to an appendage,...

Content from other channels on our network

Manufacturing-friendly plastic surface destroys viruses on contact

Queensland Government reports progress on Energy Roadmap after six months

Government fast-tracks funding to support industry and shore up supply chains

AI won’t restart your plant: Why practical skills matter more than ever

POSCO Holdings steps up HILT CRC partnership

AccelerComm celebrates 10 years in operation securing 56th patent

Motorola TETRA network to support $20bn automated port

Wireless Broadband Alliance issues new Wi‍-‍Fi security guidelines

AI is hitting a frontline reality check in Australia: report

TCCA releases white paper on cybersecurity in critical comms

Harvest now, decrypt later: why your encrypted data has an expiry date

Open Colleges and Academy Xi unite to boost digital training

GitLab expands AI coding partnership with Google Cloud

Wireless Broadband Alliance issues Wi‍-‍Fi security guidelines

What ANZ CISOs must prioritise as AI reshapes security operations

All content Copyright © 2026 Westwick-Farrow Pty Ltd