Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019


3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

How to fast-track your product development lifecycle

Learn about a new unified test architecture that accelerates the designing and testing of...

Augmented reality now solving real-life problems — an eBook

Imagine being able to see inside a patient rather than viewing scans or X-rays. Imagine being...

Extend your LED’s lifetime and boost efficiency

Specialised chemical products for LED application now enhance device quality and performance....


  • All content Copyright © 2020 Westwick-Farrow Pty Ltd