Semiconductor protection tips for 3-level topologies
Supplied by Semikron Pty Ltd on Monday, 21 October, 2019
3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.
This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.
This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.
Related White Papers
How to design rapid-start power applications that never fail
Learn how to design an isolated power system that can start up within 10 ms of application of...
Next-gen EPS: powering electronics & high-tech manufacturing at business speed
[White paper] Accelerate your Innovation and...
Test engineering insights from aerospace and defence
You are evaluated on your ability to manage cost and risk, whether you’re working on your next...
