Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019


3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

Build high-performance power systems quickly and easily

A new line of AC-DC front-end components allows the Power Component Design Methodology to be...

Advanced GaN technology revolutionises power switching

Viable power-switching devices based on gallium nitride (GaN) technology have turned the corner —...

Key design tips for high-performance environmental monitoring

Equipment and sensors built for environmental monitoring contend with a myriad of...


  • All content Copyright © 2026 Westwick-Farrow Pty Ltd