Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019


3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

Practical EMI control in a power component design space

Learn how to mitigate noise to a great extent by design, using equipment commonly available in...

A breakthrough in AC front end power factor correction

Power Factor Corrected AC rectification has been addressed in a variety of ways over the...

Hard switching solution for moderate to high switching environments

New compact solutions for device packaging, silicon integration and MOSFET technology work...


  • All content Copyright © 2026 Westwick-Farrow Pty Ltd