Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019


3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

How 3D printable electronics can cut your costs

3D printing is opening the door to new levels of efficiency and innovation in prototypes,...

How to cut your wireless and EMI/EMC compliance costs

Failing verification or qualification of wireless technologies within a new...

How to design military-grade, rapid-start power applications

Learn about the critical areas of consideration when designing an isolated power system...


  • All content Copyright © 2026 Westwick-Farrow Pty Ltd