Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019


3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

High-density, modular PDNs optimise mobile robot performance

High-density, modular PDNs optimise mobile robot...

How to design modular DC-DC systems — filter design

This white paper addresses a critical PDN issue:...

Solar technology — tools, tips and tricks of the trade

Photovoltaic systems require specific knowledge and specialist products. Download this...


  • All content Copyright © 2026 Westwick-Farrow Pty Ltd